

# **N-Channel Power MOSFET**

600V, 2A, 4.4Ω

#### **FEATURES**

- Advanced planar process
- 100% avalanche tested
- Pb-free plating
- Compliant to RoHS Directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

KEY PERFORMANCE PARAMETERS				
PARAMETER VALUE UNIT				
$V_{DS}$	600	V		
R <sub>DS(on)</sub> (max)	4.4	Ω		
$Q_g$	9.4	nC		

#### **APPLICATION**

- Power Supply
- Lighting






TO-251(IPAK)



TO-252(DPAK)



Notes: MSL 3 (Moisture Sensitivity Level) for TO-252 (D-PAK) per J-STD-020

PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V <sub>DS</sub>	600	V
Gate-Source Voltage		V <sub>GS</sub>	±30	V
Continuous Drain Current (Note 1)	T <sub>C</sub> = 25°C		2	
	T <sub>C</sub> = 100°C	I <sub>D</sub>	1.35	Α
Pulsed Drain Current (Note 2)		I <sub>DM</sub>	8	А
Single Pulsed Avalanche Energy (Note 3)		E <sub>AS</sub>	55	mJ
Single Pulsed Avalanche Current (Note 3)		I <sub>AS</sub>	2	А
Repetitive Avalanche Energy <sup>(Note 2)</sup>		E <sub>AR</sub>	4.4	mJ
Peak Diode Recovery dv/dt <sup>(Note 4)</sup>		dv/dt	4.5	V/ns
Total Power Dissipation @ T <sub>C</sub> = 25°C		P <sub>DTOT</sub>	44	W
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	- 55 to +150	°C



THERMAL PERFORMANCE				
PARAMETER	SYMBOL	LIMIT	UNIT	
Junction to Case Thermal Resistance	R <sub>eJC</sub>	2.87	°C/W	
Junction to Ambient Thermal Resistance	R <sub>OJA</sub>	110	°C/W	

**Notes:**  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins.  $R_{\theta JA}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.  $R_{\theta JA}$  shown below for single device operation on FR-4 PCB in still air

<b>ELECTRICAL SPECIFICATIONS</b> (T <sub>A</sub> = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 5)						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250uA$	BV <sub>DSS</sub>	600			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250uA$	V <sub>GS(TH)</sub>	2.5	3.6	4.5	V
Gate Body Leakage	$V_{GS} = \pm 30V, V_{DS} = 0V$	I <sub>GSS</sub>			±100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 600V, V_{GS} = 0V$	I <sub>DSS</sub>			10	uA
Drain-Source On-State Resistance	$V_{GS} = 10V, I_D = 1A$	R <sub>DS(ON)</sub>		3.9	4.4	Ω
Forward Transfer Conductance	$V_{DS} = 40V, I_{D} = 1A$	<b>g</b> fs		1.5		S
Dynamic (Note 6)						
Total Gate Charge	1001/ 1 04	Qg		9.4		
Gate-Source Charge	$V_{DS} = 480V, I_{D} = 2A,$ $V_{GS} = 10V$	$Q_{gs}$		2.2		nC
Gate-Drain Charge		$Q_{gd}$		4.7		
Input Capacitance		C <sub>iss</sub>		249		
Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$	C <sub>oss</sub>		30.7		pF
Reverse Transfer Capacitance	f = 1.0MHz	C <sub>rss</sub>		5		
Gate Resistance	F = 1MHz, open drain	R <sub>g</sub>		8.5		Ω
Switching (Note 7)						
Turn-On Delay Time	$V_{GS} = 10V, I_D = 2A,$ $V_{DD} = 300V, R_G = 25\Omega$	t <sub>d(on)</sub>		9.1		
Turn-On Rise Time		t <sub>r</sub>		9.8		]
Turn-Off Delay Time		t <sub>d(off)</sub>		17.4		ns
Turn-Off Fall Time		t <sub>f</sub>		12.4		



<b>ELECTRICAL SPECIFICATIONS</b> (T <sub>A</sub> = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Source-Drain Diode (Note 5)						
Diode Forward Voltage	$I_S = 2A$ , $V_{GS} = 0V$	$V_{SD}$		0.9	1.4	V
Reverse Recovery Time	$V_{GS} = 0V, I_{S} = 2A,$	t <sub>rr</sub>		490		ns
Reverse Recovery Charge	$dI_F/dt = 100A/us$	Q <sub>rr</sub>	1	0.8		μC
Source Current	Integral reverse diode	I <sub>S</sub>			2	Α
Source Current (Pulse)	in the MOSFET	I <sub>SM</sub>			8	Α

#### Notes:

- 1. Current limited by package.
- 2. Pulse width limited by the maximum junction temperature.
- 3. L = 25mH,  $I_{AS} = 2A$ ,  $V_{DD} = 50V$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^{\circ}C$ . 100% Eas Test Condition: L = 25mH,  $I_{AS} = 1A$ ,  $V_{DD} = 50V$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^{\circ}C$
- 4.  $I_{SD} \le 2A$ ,  $di/dt \le 200A/\mu s$ ,  $V_{DD} \le BV_{DSS}$ , Starting  $T_J = 25^{\circ}C$ .
- 5. Pulse test: PW  $\leq$  300 $\mu$ s, duty cycle  $\leq$  2%.
- 6. For DESIGN AID ONLY, not subject to production testing.
- 7. Switching time is essentially independent of operating temperature.




# **ORDERING INFORMATION**


PART NO.	PACKAGE	PACKING
TSM2NB60CH C5G	TO-251 (IPAK)	75pcs / Tube
TSM2NB60CP ROG	TO-252 (DPAK)	2,500pcs / 13" Reel




#### **CHARACTERISTICS CURVES**


 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$ 









## On-Resistance vs. Junction Temperature




#### **Transfer Characteristics**



#### Gate-Source Voltage vs. Gate Charge




## Source-Drain Diode Forward Current vs. Voltage






## **CHARACTERISTICS CURVES**


(T<sub>C</sub> = 25°C unless otherwise noted)




BV<sub>DSS</sub> vs. Junction Temperature



**Maximum Safe Operating Area** 



Normalized Thermal Transient Impedance, Junction-to-Case







5.30 (REF)

# PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

## TO-251(IPAK)



## **MARKING DIAGRAM**



Y = Year Code

**M** = Month Code for Halogen Free Product

O =Jan P =Feb Q =Mar R =Apr


S = May T = Jun U = Jul V = Aug

W = Sep X = Oct Y = Nov Z = Dec


L = Lot Code (1~9, A~Z)



# PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



# SUGGESTED PAD LAYOUT (Unit: Millimeters)



## **MARKING DIAGRAM**



Y = Year Code

**M** = Month Code for Halogen Free Product

 $oldsymbol{O}$  =Jan  $oldsymbol{P}$  =Feb  $oldsymbol{Q}$  =Mar  $oldsymbol{R}$  =Apr

 $S = May \quad T = Jun \quad U = Jul \quad V = Aug$ 

W =Sep X =Oct Y =Nov Z =Dec

L = Lot Code (1~9, A~Z)



#### **Notice**

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Taiwan Semiconductor:

TSM2NB60CH C5G TSM2NB60CP ROG